

Project Name :GK5CP5Z

Platform : CFL-HR+N18P-GX

1. INDEX

2. SYSTEM BLOCK DIAGRAM

3. POWER SEQUENCE

4. POWER MAP

5. CPU CFL-H DDR4

6. CPU CFL-H eDP/PEX/DMI/RSVD

7. CPU CFL-H MISC/CLK/JTAG/CFG

8. CPU CFL-H VCORE

9. CPU CFL-H VCCGT

10. CPU CFL-H VCCSAVCCIO/VDDQ

11. CPU CFL-H GND

12. PCH CFL-H SPI/DDI CTRL/RSVD

13. PCH CFL-H DMI/PCIE/USB2/SATA

14. PCH CFL-H PM/HDA/SMBUS/RTC

15. PCH CFL-H CLK/USB3/LPC

16. PCH CFL-H CNVI/UART/I2C

17. PCH CFL-H POWER

18. PCH CFL-H GND

19. DDR4 SO-DIMM1

20. DDR4 SO-DIMM2

21. eDP Pannel/CAMERA

22. HDMI

23. Mini DisplayPort

24. EC(IT8528E)/BIOS/KB CONN

25. ME KB

26. AUDIO(ALC269Q)/SPK

27. LAN(RTL8111G-CG)

28. USB3.1 TYPE-C

29. HDD/SSD

30. WLAN/UART DEBUG/LPC DEBUG

31. TP/CP/FAN/LB

32. PWR_DB/USB3.0 DB/Audio DB

33. BATT IN/CHARGER(BQ24781)

34. DC IN/PWR_SW/H-S CAP/SCREW

35. POWER VR CONTROLLER

36. POWER VCORE/VCCGT/VCCSA

37. POWER +5VA/+3.3VA

38. POWER +1.05VA_PCH

39. POWER +1.2VS_DDR/2.5VS_VTT

40. POWER +VCCIO/+VS PWR/+V PWR
41. N18P-G0 POWER SEQUENCE

42. N18P-G0 GFX-PCIE

43. N18P-G0 FrameBuffer A

44. N18P-G0 Frame Buffer B

45. N18P-G0 XTAL/IFP[A:F]

46. N18P-G0 STRAP/Serial ROM

47. N18P-G0 GPIO/Thermal/I2C

48. N18P-G0 POWER

49. N18P-G0 VRAM1_FrameBuffer A

50. N18P-G0 VRAM2_FrameBuffer A

51. N18P-G0 VRAM3_Frame Buffer B

52. N18P-G0 VRAM4_Frame Buffer B

53. N18P-G0 NVVDD Controller

54. N18P-G0 NVVDD

55. N18P-G0 1V8_AON/1V8_MAIN/PEX

56. N18P-G0 FBVDDQ_MEM

57. OVR-M

58. TGP-SENSE

59. History


M/B Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note


Daughter Board Schematic Version Change List

Release Date	Version	PCB P/N	PCB Description	PCBA P/N	Note


SYSTEM BLOCK DIAGRAM








POWER ON SEQUENCE



同方国际信息技术有限公司			
POWER SEQUENCE			
Document Number	GK5CP5Z		A
Date	Friday, November 19, 2016	Sheet	3 of 31








H_CFG0 (IPU)	Stall reset sequence after PCU PLL lock until de-asserted
0	Stall
1	Normal Operation No stall (Default)


H_CFG2 (IPU)	PCI Express* Static x16 Lane Numbering Reversal
0	Lane numbers reversed
1	Normal operation

H_CFG4 (IPU)	eDP Presence strap
0	Enabled
1	Disabled

H_CFG6 (IPU)	H_CFG5 (IPU)	PCI Express* Bifurcation
0	0	1 x8, 2 x4 PCI Express
0	1	reserved
1	0	2 x8 PCI Express
1	1	1 x16 PCI Express

H_CFG7 (IPU)	PEG Training
0	PEG Wait for BIOS for training
1	PEG Train immediately following RESET# de assertion (Default)





VCCPLL_OC:
CPU digital PLL power rails
VCCPLL:
CPU PLL power rails

VCCST:
Sustain voltage for processor
in Standby modes
VCCSTG:
Gated version of VCCST

(1)VCCPLL is allowed to be OFF in S3,
but it is generally assumed to be ON
since it is powered from the same
source as VCCST.

(2) VCCPLL_OC is allowed to be turned
off during S3 if it is not powered
directly from VDDQ

<div> <div></div> <div>同方国际信息技术有限公司</div> </div>			
Title			
CFL-H VCCSA/VCCIO/VDDQ			
Size	Document	Number	Rev
Custom			A
GK5CP5Z			
Date:		Friday, November 02, 2018	Sheet 10 of 61

CPUIF			AK4		
A10	VSS_1	VSS_82	AL10		
A12	VSS_3	VSS_84	AL12		
A16	VSS_5	VSS_86	AL16		
A18	VSS_7	VSS_88	AL18		
A20	VSS_9	VSS_90	AL20		
A22	VSS_11	VSS_92	AL22		
A24	VSS_13	VSS_94	AL24		
A26	VSS_15	VSS_96	AL26		
A28	VSS_17	VSS_98	AL28		
A30	VSS_19	VSS_100	AL30		
A32	VSS_21	VSS_102	AL32		
A34	VSS_23	VSS_104	AL34		
A36	VSS_25	VSS_106	AL36		
A38	VSS_27	VSS_108	AL38		
A40	VSS_29	VSS_110	AL40		
A42	VSS_31	VSS_112	AL42		
A44	VSS_33	VSS_114	AL44		
A46	VSS_35	VSS_116	AL46		
A48	VSS_37	VSS_118	AL48		
A50	VSS_39	VSS_120	AL50		
A52	VSS_41	VSS_122	AL52		
A54	VSS_43	VSS_124	AL54		
A56	VSS_45	VSS_126	AL56		
A58	VSS_47	VSS_128	AL58		
A60	VSS_49	VSS_130	AL60		
A62	VSS_51	VSS_132	AL62		
A64	VSS_53	VSS_134	AL64		
A66	VSS_55	VSS_136	AL66		
A68	VSS_57	VSS_138	AL68		
A70	VSS_59	VSS_140	AL70		
A72	VSS_61	VSS_142	AL72		
A74	VSS_63	VSS_144	AL74		
A76	VSS_65	VSS_146	AL76		
A78	VSS_67	VSS_148	AL78		
A80	VSS_69	VSS_150	AL80		
A82	VSS_71	VSS_152	AL82		
A84	VSS_73	VSS_154	AL84		
A86	VSS_75	VSS_156	AL86		
A88	VSS_77	VSS_158	AL88		
A90	VSS_79	VSS_160	AL90		
A92	VSS_81	VSS_162	AL92		

CFL_H_62_INT_IP_CRB_CFLH

CPUIG			BU15		
AWS	VSS_163	VSS_244	BU15		
AY2	VSS_164	VSS_245	BU22		
AY3	VSS_165	VSS_246	BU22		
AY4	VSS_166	VSS_247	BU22		
BA10	VSS_167	VSS_248	BU30		
BA11	VSS_168	VSS_249	BU31		
BA12	VSS_169	VSS_250	BU32		
BA37	VSS_170	VSS_251	BU33		
BA38	VSS_171	VSS_252	BU34		
BA5	VSS_172	VSS_253	BU35		
BA7	VSS_173	VSS_254	BU36		
BA8	VSS_174	VSS_255	BU37		
BA9	VSS_175	VSS_256	BU38		
BB1	VSS_176	VSS_257	BU39		
BB2	VSS_177	VSS_258	BU40		
BB3	VSS_178	VSS_259	BU41		
BB4	VSS_179	VSS_260	BU42		
BB5	VSS_180	VSS_261	BU43		
BB6	VSS_181	VSS_262	BU44		
BB7	VSS_182	VSS_263	BU45		
BB8	VSS_183	VSS_264	BU46		
BB9	VSS_184	VSS_265	BU47		
BB10	VSS_185	VSS_266	BU48		
BB11	VSS_186	VSS_267	BU49		
BB12	VSS_187	VSS_268	BU50		
BB13	VSS_188	VSS_269	BU51		
BB14	VSS_189	VSS_270	BU52		
BB15	VSS_190	VSS_271	BU53		
BB16	VSS_191	VSS_272	BU54		
BB17	VSS_192	VSS_273	BU55		
BB18	VSS_193	VSS_274	BU56		
BB19	VSS_194	VSS_275	BU57		
BB20	VSS_195	VSS_276	BU58		
BB21	VSS_196	VSS_277	BU59		
BB22	VSS_197	VSS_278	BU60		
BB23	VSS_198	VSS_279	BU61		
BB24	VSS_199	VSS_280	BU62		
BB25	VSS_200	VSS_281	BU63		
BB26	VSS_201	VSS_282	BU64		
BB27	VSS_202	VSS_283	BU65		
BB28	VSS_203	VSS_284	BU66		
BB29	VSS_204	VSS_285	BU67		
BB30	VSS_205	VSS_286	BU68		
BB31	VSS_206	VSS_287	BU69		
BB32	VSS_207	VSS_288	BU70		
BB33	VSS_208	VSS_289	BU71		
BB34	VSS_209	VSS_290	BU72		
BB35	VSS_210	VSS_291	BU73		
BB36	VSS_211	VSS_292	BU74		
BB37	VSS_212	VSS_293	BU75		
BB38	VSS_213	VSS_294	BU76		
BB39	VSS_214	VSS_295	BU77		
BB40	VSS_215	VSS_296	BU78		
BB41	VSS_216	VSS_297	BU79		
BB42	VSS_217	VSS_298	BU80		
BB43	VSS_218	VSS_299	BU81		
BB44	VSS_219	VSS_300	BU82		
BB45	VSS_220	VSS_301	BU83		
BB46	VSS_221	VSS_302	BU84		
BB47	VSS_222	VSS_303	BU85		
BB48	VSS_223	VSS_304	BU86		
BB49	VSS_224	VSS_305	BU87		
BB50	VSS_225	VSS_306	BU88		
BB51	VSS_226	VSS_307	BU89		
BB52	VSS_227	VSS_308	BU90		
BB53	VSS_228	VSS_309	BU91		
BB54	VSS_229	VSS_310	BU92		
BB55	VSS_230	VSS_311	BU93		
BB56	VSS_231	VSS_312	BU94		
BB57	VSS_232	VSS_313	BU95		
BB58	VSS_233	VSS_314	BU96		
BB59	VSS_234	VSS_315	BU97		
BB60	VSS_235	VSS_316	BU98		
BB61	VSS_236	VSS_317	BU99		
BB62	VSS_237	VSS_318	BU100		
BB63	VSS_238	VSS_319	BU101		
BB64	VSS_239	VSS_320	BU102		
BB65	VSS_240	VSS_321	BU103		
BB66	VSS_241	VSS_322	BU104		
BB67	VSS_242	VSS_323	BU105		
BB68	VSS_243	VSS_324	BU106		

CFL_H_62_INT_IP_CRB_CFLH

CPU1H			F16		
BN4	VSS_325	VSS_409	F16		
BN7	VSS_326	VSS_410	F17		
BN12	VSS_327	VSS_411	F18		
BN14	VSS_328	VSS_412	F19		
BN18	VSS_329	VSS_413	F20		
BN21	VSS_330	VSS_414	F21		
BN24	VSS_331	VSS_415	F22		
BN25	VSS_332	VSS_416	F23		
BN28	VSS_333	VSS_417	F24		
BN34	VSS_334	VSS_418	F25		
BN35	VSS_335	VSS_419	F26		
BN37	VSS_336	VSS_420	F27		
BN42	VSS_337	VSS_421	F28		
BN44	VSS_338	VSS_422	F29		
BN48	VSS_339	VSS_423	F30		
BN51	VSS_340	VSS_424	F31		
BN54	VSS_341	VSS_425	F32		
BN55	VSS_342	VSS_426	F33		
BN56	VSS_343	VSS_427	F34		
BN57	VSS_344	VSS_428	F35		
BN58	VSS_345	VSS_429	F36		
BN59	VSS_346	VSS_430	F37		
BN60	VSS_347	VSS_431	F38		
BN61	VSS_348	VSS_432	F39		
BN62	VSS_349	VSS_433	F40		
BN63	VSS_350	VSS_434	F41		
BN64	VSS_351	VSS_435	F42		
BN65	VSS_352	VSS_436	F43		
BN66	VSS_353	VSS_437	F44		
BN67	VSS_354	VSS_438	F45		
BN68	VSS_355	VSS_439	F46		
BN69	VSS_356	VSS_440	F47		
BN70	VSS_357	VSS_441	F48		
BN71	VSS_358	VSS_442	F49		
BN72	VSS_359	VSS_443	F50		
BN73	VSS_360	VSS_444	F51		
BN74	VSS_361	VSS_445	F52		
BN75	VSS_362	VSS_446	F53		
BN76	VSS_363	VSS_447	F54		
BN77	VSS_364	VSS_448	F55		
BN78	VSS_365	VSS_449	F56		
BN79	VSS_366	VSS_450	F57		
BN80	VSS_367	VSS_451	F58		
BN81	VSS_368	VSS_452	F59		
BN82	VSS_369	VSS_453	F60		
BN83	VSS_370	VSS_454	F61		
BN84	VSS_371	VSS_455	F62		
BN85	VSS_372	VSS_456	F63		
BN86	VSS_373	VSS_457	F64		
BN87	VSS_374	VSS_458	F65		
BN88	VSS_375	VSS_459	F66		
BN89	VSS_376	VSS_460	F67		
BN90	VSS_377	VSS_461	F68		
BN91	VSS_378	VSS_462	F69		
BN92	VSS_379	VSS_463	F70		
BN93	VSS_380	VSS_464	F71		
BN94	VSS_381	VSS_465	F72		
BN95	VSS_382	VSS_466	F73		
BN96	VSS_383	VSS_467	F74		
BN97	VSS_384	VSS_468	F75		
BN98	VSS_385	VSS_469	F76		
BN99	VSS_386	VSS_470	F77		
BN100	VSS_387	VSS_471	F78		
BN101	VSS_388	VSS_472	F79		
BN102	VSS_389	VSS_473	F80		
BN103	VSS_390	VSS_474	F81		
BN104	VSS_391	VSS_475	F82		
BN105	VSS_392	VSS_476	F83		
BN106	VSS_393	VSS_477	F84		
BN107	VSS_394	VSS_478	F85		
BN108	VSS_395	VSS_479	F86		
BN109	VSS_396	VSS_480	F87		
BN110	VSS_397	VSS_481	F88		
BN111	VSS_398	VSS_482	F89		
BN112	VSS_399	VSS_483	F90		
BN113	VSS_400	VSS_484	F91		
BN114	VSS_401	VSS_485	F92		
BN115	VSS_402	VSS_486	F93		
BN116	VSS_403	VSS_487	F94		
BN117	VSS_404	VSS_488	F95		
BN118	VSS_405	VSS_489	F96		
BN119	VSS_406	VSS_490	F97		
BN120	VSS_407	VSS_491	F98		
BN121	VSS_408	VSS_492	F99		
BN122	VSS_409	VSS_493	F100		


CFL_H_62_INT_IP_CRB_CFLH

同方国际信息技术有限公司			
Title CFL-H GND			
Size	Document	Number	Rev
Cashin		GK5CP5Z	A
Date:	Friday, November 02, 2018		Sheet 11 of 61

SW0_B00 (IPD)	Flash Descriptor Security Override
0	SE Enable security (Default)
1	SE Disable security



SMBALERT#(IPD)	Intel ME Crypto Transport Layer Security Confidentiality (TLS)
0	Disable (Default)
1	Enable





SMLOALERT#(IPD)	eSPI&LPC Select
0	LPC (Default)
1	eSPI





SML1ALERT#(IPD)	IntelR DCI-OOB
0	Disable (Default)
1	Enable




SUS Battery





AC2_SPKR(IPD)	Top-Block Swap Override
0	Disable
1	Enable



同方国际信息技术有限公司			
File	CFL-H PM/HDA/SMBUS/RTC		
Size	Document Number	GK5CP5Z	Rev A
Date	Friday, November 02, 2018	Sheet 14 of 61	




同方国际信息技术有限公司			
Title			
CFL-H CLK/USB3/LPC			
Size	Document	Number	Rev
Customer	GK5CP5Z		A
Date:	Friday, November 02, 2018	Sheet	15 of 61




PQH11		
A2	VSS_1	AL12
A28	VSS_2	AL17
A3	VSS_3	AL21
A33	VSS_4	AL24
A37	VSS_5	AL26
A4	VSS_6	AL29
A45	VSS_7	AL33
A46	VSS_8	AL38
A47	VSS_9	AL40
A48	VSS_10	AM1
A5	VSS_11	AM18
A5	VSS_12	AM32
A8	VSS_13	AM49
AA19	VSS_14	AN12
AA20	VSS_15	AN16
AA25	VSS_16	AN34
AA27	VSS_17	AN39
AA28	VSS_18	AP4
AA30	VSS_19	AP46
AA31	VSS_20	AR12
AA49	VSS_21	AR16
AA5	VSS_22	AR34
AB19	VSS_23	AR38
AB25	VSS_24	AT1
AB31	VSS_25	AT16
AC12	VSS_26	AT18
AC17	VSS_27	AT21
AC33	VSS_28	AT26
AC38	VSS_29	AT32
AC4	VSS_30	AT34
AC46	VSS_31	AT45
AD1	VSS_32	AV11
AD19	VSS_33	AV39
AD2	VSS_34	AW10
AD22	VSS_35	AW4
AD25	VSS_36	AW46
AD49	VSS_37	AW48
AE12	VSS_38	BA1
AE33	VSS_39	BA4
AE38	VSS_40	BA9
AE4	VSS_41	BA12
AE46	VSS_42	BA14
AF25	VSS_43	BA44
AF28	VSS_44	BA5
AG1	VSS_45	BA6
AG22	VSS_46	BB41
AG23	VSS_47	BB43
AG25	VSS_48	BB9
AG27	VSS_49	BC10
AG28	VSS_50	BC13
AG30	VSS_51	BC19
AG49	VSS_52	BC24
AH12	VSS_53	BC26
AH17	VSS_54	BC31
AH3	VSS_55	BC35
AH38	VSS_56	BC40
AJ19	VSS_57	BC45
AJ25	VSS_58	BD
AJ27	VSS_59	BD43
AJ28	VSS_60	BD44
AJ30	VSS_61	BF1
AJ31	VSS_62	BF2
AK19	VSS_63	BF3
AK20	VSS_64	BF48
AK25	VSS_65	BG17
AK27	VSS_66	BG2
AK28	VSS_67	BG22
AK30	VSS_68	BG25
AK31	VSS_69	BG28
AK4	VSS_70	
AK46	VSS_71	
	VSS_72	

PQH14		
BG3	VSS_145	M24
BG33	VSS_146	M32
BG37	VSS_147	M34
BG4	VSS_148	M49
BG45	VSS_149	M5
C12	VSS_150	N12
C25	VSS_151	N16
C30	VSS_152	N24
C4	VSS_153	N35
C45	VSS_154	N37
D12	VSS_155	N38
D16	VSS_156	P26
D17	VSS_157	P29
D30	VSS_158	P4
D33	VSS_159	P46
D8	VSS_160	P12
E10	VSS_161	P16
E13	VSS_162	P17
E15	VSS_163	P28
E17	VSS_164	P34
E19	VSS_165	P38
E22	VSS_166	P4
E24	VSS_167	P11
E26	VSS_168	P18
E31	VSS_169	P32
E33	VSS_170	P4
E35	VSS_171	P49
E42	VSS_172	P5
E5	VSS_173	P7
F41	VSS_174	P12
F43	VSS_175	P15
F47	VSS_176	P17
G44	VSS_177	P21
G44	VSS_178	P24
G6	VSS_179	P33
H6	VSS_180	P38
J10	VSS_181	P40
J25	VSS_182	P42
J29	VSS_183	P44
J4	VSS_184	P45
J40	VSS_185	P46
J46	VSS_186	P47
J47	VSS_187	P48
J48	VSS_188	P49
J49	VSS_189	P50
K11	VSS_190	P51
K39	VSS_191	P52
M16	VSS_192	P53
M18	VSS_193	P54
M21	VSS_194	P55
	VSS_195	P56


 同方国际信息技术有限公司			
Title		CFL-H GND	
Size	Document	Number	Rev
Custm		GK5CP5Z	A
Date:		Friday, November 02, 2018	Sheet 18 of 81





EMFA0P02J MOS SPEC
ID=-3A, 100 minICHM@Pulse width=300us




HDMI 2.0 Max ~18Gbps, 4K resolution at 60Hz
HDMI R2.0 670MHz NV Supported
HDMI R1.4 340MHz Intel Supported



HDMI CONN



同方国际信息技术有限公司			
HDMI			
Doc	Document Number	GK5CP5Z	Rev A
Date	Friday, November 09, 2018	Sheet 22	of 81



SMB0	only for Batt.
SMB1	PCH,GPU


GPU Over Temperature Protection				
EC_OVER_TEMP	EC_OVER_TEMP	EC_OVER_TEMP	EC_OVER_TEMP	EC_OVER_TEMP
EC_OVER_TEMP	EC_OVER_TEMP	EC_OVER_TEMP	EC_OVER_TEMP	EC_OVER_TEMP

Platform ID				
WLAN_ON	BT_ON	GPU_TEMP_UP	MEAS_PWM_LED_BSD	Board ID
WLAN_ON	BT_ON	GPU_TEMP_UP	MEAS_PWM_LED_BSD	Board ID


EC(IT8528E)/BIOS/KB CONN				
Rev	Document Number	Part Number	Rev	Part Number
Rev	Document Number	Part Number	Rev	Part Number

Title GK5CNOXX-10L			
Size C	Document Number GK5CP5Z		Rev A
Date:	Friday, November 02, 2018	Sheet	25 of 61


SATA-HDD




SSD2




SSD1




Touch Pad&Finger Print





Light bar Control




FAN CONTROLLER




POWER DB CONN.




Audio&LAN DB CONN.



USB3.0 DB CONN.




同方国际信息技术有限公司			
Title PWR_DB/USB3.0 DB/Audio DB			
Size	Document	Number	Rev
Custom		GK5CP5Z	A
Date: Monday, November 26, 2018		Sheet	32 of 61




Battery Voltage Detect

BATT_TEMP - BAT_V
17.0V 2.1V
16.0V 2.1V
15.0V 1.5V
14.0V 1.5V
13.0V 1.5V
12.0V 1.5V




Battery Current Detect



BATT INCHARGER(BQ24781)			
Doc Number	Document Number	Rev	Rev
GK5CP5Z	GK5CP5Z	1	1
Rev	Rev	Rev	Rev

+DC_IN




```


EMB20NP3V
ID=-13A      TC=100  deg
Ipulse=-72A
Avalanche=-10A
9watt  1ms
15Watt  0.1ms

```


POWER SW




Discharge Resistor




For RF




PCB HOLE




THE




+VCORE




+VCCGT




+VCCSA




+5VA



+3.3VA



DGPU POWER SEQUENCE




POWER UP sequence is required: +1.8V_AON->+1.8V_MAIN->+NVVDD->+NVVDDS/+1.0V_PEX_DVDD->+1.5V_FBVDDQ_MEM

- 1.The ramp time for any rail must be more than 40us and is recommended to be less than 2ms.
- 2.t1 From +1.8V_MAIN_EN to +1.0V_PEX_DVDD(+NVVDD_PGOOD) must NOT exceed 4ms.
- 3.The ramp-up overshoot should not exceed the silicon reliability limit voltage
- 4.Power up +NVVDD must be 90% before +1.0V+PEX_DVDD and NVVDDS can start ramp up.
- 5.Power up +1.8V_AON must be 90% before 3.3V ramp up.
- 6.All 3.3V devices that connect to the GPU must be powered after +1.8V_AON ; GPU can't have any 3.3V leakage path before +1.8V_AON present.
- 7.The propagation delay between +1.8V_MAIN_EN and the NVVDD_EN pin needs to be less than 300us during both power up and power down.

POWER DOWN sequence is required

- 1.+NVVDDS/+1.0V_PEX_DVDD must ramp down before NVVDD.
- 2.All other power Rails can ramp down together with NVVDD.
- 3.+1.8V_MAIN must power down after NVVDD power down
- 3.The propagation delay between +1.8VMAIN_EN and the NVVDD_EN pin needs to be less than 300us during both power up and power down.
- 4.All 3.3V devices that connect to the GPU must be ramp down before +1.8V_AON; GPU can't have any 3.3V leakage path after +1.8V_AON and +1.8V_MAIN power down.
- 5.Power down NVVDDS and +1.0V_PEX_DVDD must be less than 10% before NVVDD can start ramp down.
- 6.Power down 3.3V must be less than 10% before +1.8V_AON can start ramp down.



FBA_CMD31_N
FBA_CMD31_P
FBA_CMD31_N
FBA_CMD31_P

G18

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD



FB_REFILL_AVD

FB_REFILL_AVD

FB_REFILL_AVD

Table 9.4 GDDR5 Command Mapping (GB4C-128 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	ABI*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*
















同方国际信息技术有限公司

N18P-G1 FrameBuffer A		
Doc	Document Number	Rev
Comp	GK5CP5Z	A
Date	November 14, 2018	Rev



 同方国际信息技术有限公司			
Title			
N18P-G1 FrameBuffer B			
Size	Document	Number	Rev
Custom		GK5CP5Z	A
Date:	Wednesday, November 14, 2018		Sheet 44 of 81



$$C_{load} = 2 \times C_{load1} \times (S_{ring} + 1) \times C_{load2} \times (S_{ring} + 1)$$


Where:

- C_{load1} is the crystal load capacitance (from data sheet of XTAL used)
- C_{load2} is the stray capacitance of XTAL pads and any significant trace routing
- C_{load} is the total capacitance

Typical C_{load} is 18 pF when crystal load = 18 pF, stray capacitance = 3 pF, and XTAL pins capacitance = 3 pF

Hardware Design Guide P59

Hardware Design Guide Page282:
For IFPB/B/C/D/E/F
If an IFP link is not used,
it should be NC including power rail
and signal and references associated with LINKX






Table 5.4 Display Link to SOR_x_EXPOSED Mapping for Down Designs

Table 5.5 SOBx EXPOSED Strap Enablement for Down Designs

Row	Strapping, see Note	Resulting SORx EXPOSED Enablements
-----	---------------------	------------------------------------

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

Strap Pins ^{Note 1}	Functions Selected by This Strapping
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	1
L	L	H	0	0	0	0
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	L	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	R	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0

 同方国际信息技术有限公司	
Model N18P-G1 STRAP/Serial ROM	
Size C	Document Number GK5CP5Z
Date: Wednesday, November 14, 2018 Sheet 48 of 61	

Strap Pins <small>See Note</small>			Functions Selected by This Strapping			
STRAP3	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1

Strap Pins (see Note)			RAIMCFG Setting Number
STRAP2	STRAP1		(see Memory RVL for memory configs corresponding to these numbers)
L	L		0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)
M	H	L	14 (0x000E)
M	H	H	15 (0x000F)
H	L	M	16 (0x0010)
H	M	L	17 (0x0011)
H	M	H	18 (0x0012)
H	H	M	19 (0x0013)
L	M	M	20 (0x0014)
M	L	M	21 (0x0015)
M	M	L	22 (0x0016)
M	M	H	23 (0x0017)
M	H	M	24 (0x0018)
H	M	M	25 (0x0019)
M	M	M	26 (0x001A)

Note: The ternary strap pins listed in the STRAP columns must be pulled to one of three voltage levels. "L" means Low level (GND). "M" means Middle level (0.9V). "H" means High level (1.8V).


Strap Pins <small>see Note 1</small>			FS_OVERT [†] Function
ROM_SO <small>see Note 2</small>	ROM_SI	ROM_SCLK	
L	L	L	FS_OVERT [†] function ENABLED
L	L	H	FS_OVERT [†] function DISABLED (Reserved; do not configure)
all other configurations			(Invalid; do not configure)

Note 1: Configurations other than the two listed in [Table 12.4](#) must be avoided, as otherwise damage to strap inputs may result.

Note 2: The ROM_{SO} pin should be pulled low using a 10 k Ω resistor instead of a 100 k Ω resistor.

	Voltage (V)		
LEVEL	Min	Normal	Max
H	1.5	1.8	1.854
M	0.5	0.9	1.3
L	0	0	0.3
Invalid	1.3V<pin 0.3V<pin	voltage<1.5V voltage<0.5V	

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35 V and 1.5V ²	Micron	MTS1J256M32HF-80-B	B-die	0x0	8 Gbps	I/I/A	Full	Production candidate
			Hymix	H5GC8H24AJR-R2C	A-die	0x2	8 Gbps	I/I/A	Full	Production candidate
			Samsung	K4G80325FC-HC25	C-die	0x0	8 Gbps	I/I/A	Full	Production candidate








Maximum VRAM case Temp is 85 celcibus degree

Mirrored: Pull high to VDDQ
Normal: GND

Around GDDR5
22u x5
10u x4
1u x8
0.1u x2
1000p x2

Under GDDR5
1u x 7
0.1u x1
1000p x1



同方国际信息技术有限公司

File	N18P-G1 VRAM3_FrameBuffer B		
Size	Document Number	GK5CP5Z	
Custom		Rev A	
Date	Thursday, November 15, 2018	Sheet	51 of 61


Maximum VRAM case Temp is 85 celcius degree


Around GDDR5
22u x5
10u x4
1u x8
0.1u x2
1000p x2


Under GDDR5
1u x7
0.1u x1
1000p x1

同方国际信息技术有限公司

File			N18P-G1 VRAM4_FrameBuffer B	
Size			Document Number	Rev
Custom			GK5CP5Z	A
Date			Thursday, November 15, 2018	Sheet 52 of 61







GK5CN6Z A-A1 change list:
1. Enable power off over 0.5W issue(close VCORE program mode)
POP R352 10K-04
R303 10K-04->0-04
EC GP54(PIN120) connect to R303
2. Correcting PCH_PWROKSYS_PWROK & PM_RSMRST# series resistors
R468 R282 and R232 connect to EC
POP R108 100K-04
R126 1.05VA_PCH_PG->5VA_PG
3. CNEDP1_PNV3 change to +3.3V_LCD for 4K_PANEL
CNEDP1.19 from GND change to +3.3V_LCD
4. MP294AGQKT VIN_SEN 1/16 divider network
R336 2M-1-04, R332 133K-1-04
5. PEX_VDD_LDO -> Low switch for NV sequencing
PU14 AP1554BKAL-TRG(LDO)->AP13523QB1-TRG(low switch)
R454 10-08 ->2-08
6. FBVDDQ_NEM discharge circuit modify to dual path
Add Q139 2N7002K-H
7. PCH_PIE change
PCE6(NA) -> PCE15 WLAN
PCE5(GE)-> PCE14 LAN
8. Hyper us2.0 (usb 5) reverse modify
USB_PP5 USB_PN5 swap
9. ME KB ID PIN pull high resistor 1%
R283 10K-04->10K-1-04
Add C184
10. +VPHY_1P24
POP CAT 10U6.3-06R
11. +VCCPHALDO_1P8
R25 +1.8VA->+VCCPRIM_1P8
12. GPU SMBUS to EC SMBUS reverse modify
PCH_SML1CLK_K & PCH_SML1DAT_SWAP
13. FAN_CONN change 3P8N to 4P8N
Remove U14 & U16 AP1587AK-TRG
CNFAN1 & CNFAN2 WB_3P_SMT.P1.25.3800K-F03N-03L-ENT->CON_WB_4H125_3800K-F04N-ENT
14. NVDD discharge circuit modify
MTDK5S6R-0-T1-G change to 2N7002K-H
15. EDP power sequencing
Q101 remove
Add Q49 2N7002K-H,Q113 MTDK5S6R-0-T1-G change to 2N7002K-H
R373 82K-1-04->220K-1-04
C452 47U-25-04R-K->1U-10-04R-K
16. Detect ID thickness
CNALD01.22 add net THICKNESS_ID_DET
EC US82(GPE1) add net THICKNESS_ID_DET
17. EC detect ME KB US or UK sequencing
EC US104(GP06) add net SUS_ON
Add D17
PUS15 PU6.3, PU7.3 and PU19.3 PM_SLP_S4#->SUS_ON_S4#
18. DCIN SAFETY PROTECT combine to TI charger ic
Delete Q41, Q43, Q120 and other component
19. HDMI & DP hot plug add pull low resistor
change R133 100K-04 to pull low
20. +VCORE off sequencing modify
Add D24 BAT54WS
21. PEX_CLKREQ# level shift mos change
Q75 2N7002K-H->L25K3019LTI1G
22. IVS_MAN sequencing
UNPOP C479
R455 10-08 -> 2-08
23. +5VA choke 3mm-2mm for ME
L15 VSRP00003-250MH-EM-15AM28V01
24. VCCST_PG sequencing tuning
remove U1
Q6.2 net name change to EN_VCORE
25. CNVI follow check list
R227 R228 22-1-04 -> 0-04
R812 R814 33-1-04 -> 0-04
Reserve C35
26. Mini DP & HDMI Hot plug
Remove Q28, Q33, Q35
R874 51K-1-04, R637 0-04, R639 0-04
27. Crystal tuning
C5, C8 22P-50-04N-J -> 16P-50-04N-J
C1405, C1409 18P-50-04N-J -> 33P-50-04N-J
28. PJP change to Short plane
Remove P1P2, P1P5, P1P7, P1P8, P1P10, P1P11
29. ME KB ADD ESD
Remove R139, R153, R120
Add D60-D73
30. HDMI SI tuning
Q85 L25K3019LTI1G->LMBT3904LTI1G
R430 4.7K-04->100-04
31. AC VIN input add 1K-ohm CAP
Add C574, C587, C598 EEEH1E330L
32. ME request two RTC BAT CONN
Add CNRT02
33. SPK PIN SWAP for ME
ACN1 SWAP

GK5CN6Z A-A1 change list:
34. DCIN JACK change
CNDCIN1 DCIN_WO_2DC3003-002211_SIN->CON_DCIN_WO_2DC3003-018211F_SIN
35. +5VA voltage target change to 5.142V for loss
R448 23.2K-1-04, R450 4.3K-1-04
36. SPK bead placement change for EMI request
Del R125, R252, R285, R287
37. Battery only leakage current improving
R442 220K-1-04 -> 2M-04, R451 100K-1-04 -> 1M-04
R438, R437, R218, R203, R199, R217, R297, R359 470K-04->1M-04
R194 93.1K-0-1-04->198K-1-04
R187 13.3K-0-1-0402->28K-1-04
38. RTC battery tuning
UNPOP C382
39. EMI request
UNPOP L23 L29 L35 L36
POP R312, R453, R329, R327, R462, R469, R468, R465
AB11, AB12, AB8, AB9 BD-FCM1608KF-600T07->FCM1608KF-121T06
POP C1005, C1006, C368, C951, C921, C924, C1000 33P-50-04N-J

GK5CN6Z B->V1.0 change list:
1.0KEY# reserve
POP R205, R206 0-04
Add R624, R625
GK5CN6Z V1.0->V1.1 change list:
1. CLKOUT_LPC0 noise reducing
Add C475 22P-50-04N-J
2. BAT SMBUS compatible tuning
R144 & R145 1K-04 -> 2.2K-1-04
3. +1.05VA_PCH increase voltage
R399 3.01K-1-04
R394 9.78K-1-04
4. Support Subwoofer
POP R161 0-04

GK5CN6Z V1.1->V1.2 change list:
1. +3.3V add twice Low switch
Add PU23, C599, C481
2. CHD REF CAP value change
C353, C355 1U-10-04R-K->2.2U6.3-04R
3. BAT_I ZERO-I accuracy modify
Add R347 100K-1-04
UNPOP R326
4. Support 3.6V 144Hz PANEL
Add U18 LDO IC & related component
discharge circuit Q49 & Q113 modify
5. Remove SPI PP, Add USB PP
Remove PCH_GSP11_CLK_
Add USB_PP10 & USB_PP10

GK5CN6Z V1.1->V1.2 BOM change list:
1. DCIN MOS
Q8, Q9 MTB06N03H8 -> MTB2D0N03H8-0-T6-G
2. +3.3V Dual LOW SWITCH
POP PU23 APE8910, GN38
3. +3.3VA Voltage increase to 3.4586V
R443 50.2K-1-04 ->44.2K-1-04
R452 18K-1-04 -> 13.3K-1-04
4. ME KB ID pull high modify
R283 10K-1-04 ->11.8K-1-04
5. WEBCAM USB 0 ohm -> common choke
UNPOP R528, R542 0-04
POP L16 QTCW2012EH4-120-LF
C689 1U-10-04R-K->33P-50-04N-J
6. R CAMERA POWER CAP
C555 POP 33P-50-04N-J

GK5CN6Z A3->B change list:
1. Q8Q1 +5VS modify
Add PU17 to separate KB power control by EC
2. Q8 soft start modify
C355 1U-25-04X-K ->47H-16-04X-K
UNPOP C3582
3. +VCORE & NVDD -VIN INPUT CAP modify for fast transient
C320, C326 1U-25-06R-K->10U-25-06R
C1372, C1370... 1U-25-06R-K->10U-25-06R
GK5CN6Z A3->B change list:
1. Q8 soft start modify
Reserving R460 for discharge
C352 10U-50-04X-K
2. Jumper modify
G1P1, G1P2, G1P3, G1P4, G1P6, G1P7 -> TOPSHORT_20X30 -> tophshort-0402_NMASK
G1P5 tophshort-0402->tophshort-0402_NMASK
Remove P1P1, P1P6, P1P9, P1P12
3. Remove all MEKB ESD
Remove D80 - D73
4. Short +5VS to +5V_MEKB
Add R120
UNPOP PU17
5. MEKB new PIN definition
GPAT net name change to MEKB_PWM_LED_B0ID
GP12 net name change to A_COVER_LED
GP12 net name change to MEKB_NTR#
6. +5VA noise reduce
R449 369K-1-04->270K-1-04
Add R474
7. NVDD MLOC TOP & BOT reducing noise
Remove C2821
8. +5VA increase voltage for USB Droop
R448 23.2K-1-04->23.7K-1-04
9. TYPEC CC PIN power change
R532, R793 +5V->+5V_TYPEC
10. All USB port power from +5VS to +5VA
CNUSB1L5 +5VS CR_CN
R146, L27, L273, R1R2 -5VS->+5VA
11. DFM check list request
POP C689 1U-10-04R-K
12. reserve internal 1.8V VRM solution
Delete R26
R610, R616, R611 +1.8VA->+VCCPRIM_1P8
13. BAT SMB driving improving
R144, R145 4.7K-04->1K-04
14. MP294AGQKT reserve 3.3V option
Add R395
R5, R3314, R3315 100-1-04-> 10-1-04
15. CNVI CLKIN_XTAL CAP filter
C33 10P-50-04N-J

Title HISTORY			
Size C	Document Number GK5CP5Z		Rev A
Date:	Friday, November 02, 2018	Sheet 80 of 81	

1. Add a I2C circuit of NVVDD, FBVDDQ power IC for EC control, as below
a. Remove 'EC WEBCA_ON' and 'CHG_REF' of EC function
b. Let PCH LCDCLKL_EN to connect GPC6 of EC
c. Let QKEY0# to Connect GPJ5 of EC
d. Let CNEDP1 pin 40 connect to TP59.
e. Let GPU_TGP_UP to used for Project ID strap pin
f. Let GPU_PWR_SMDAT3, GPU_PWR_SMCLK3 to connect NVVDD_PWR_CTRL IC that is through R292, R293.
g. Let GPU_PWR_SMDAT3, GPU_PWR_SMCLK3 to connect FBVDDQ_PWR_CTRL IC, that is through R361, R378
h. Modify enable circuit of NVVDD, FBVDDQ power rail. Let PE_VCORE_FW to connect enable pin that is through OR gate. (Add D18, D26, R627)
2. Change CNWLAN1 of footprint from CON_M2-E-S30_NFSEO-S6701_ARG to CON_M2-E-S48_NXSEO-S6701_ARG
3. Add a 3.3V level shift circuit (Q89) between DP_AUX_PORT_EN and GPU_1.8VMAIN_ON to prevent if MOSFET cannot turn on.
4. Change CNFP1 fo Pin count from 8pin to 4pin. Re-arrange pin assignment.
5. Change CNKB1, CNAUDIO1 of value from FFC,40P,P0.5,6718K-Y40N-00L,ENT to FFC,40P,SMT,P0.5,FP243A-040G1AM,JXT. Follow connector list.
6. Modify +1.2VS_DDR power circuit for system memory to do overclock function, as below
a. Add R572,R423,R566,R567,Q147 and let MEM_OVERCLK_EN to control PU4 of feedback voltage for adjust +1.2VS_DDR voltage from 1.2V to 1.35V.

VA1 CHANGE LIST

7. Remove PCB thermal monitor function. Delete R278, RT10.
8. Let DGPU_PWR_ON to connect EC GPI1 and set to input. It's for smart APC
9. Modify TGP offset circuit,Add R653,R654, R655, R661, R662,Q66,Q67 to adjust TGP offset setting when GPU_TGP_UP is high.
10. Add R574,R575(100K) PD resistor to prevent leakage voltage.
11. Add C602 10uF for decrease overshoot voltage
12. 10/15 DEL AGND FOR U13,U14,U1,PU5. DEL JP8 for +3.3VA.
13. Change U27 of footprint from MSOP8 to SOT23-5, The P/N is EM5213J-30
14. Modify BAT_I circuit for improve output accuracy
a. Change RCH1, RCH2 of value from 15mohm to 30mohm
b. Add R878 and let it connect between GND_PWR and BAT_I input +
c. Add R877 and let it connect between GND_PWR and BAT_I input -
15. 10/22 change R442 to 300K, R451 to 150K, change R449 to 750k, change C436 to 10nf, add RC R577&C540, add snubber C541&R578.
16. 10/26 NC R825, SET R820 for N18P.
17. 10/27 NC R4013, R4011=0ohm for N18P/ SET R4013, R4011=100ohm for N17P
18. 11/2 NC C494,C425,C599,C481 to fix DGPU Dr.MOS sequence.
19. 11/2 change C3575,C3577 from 0805 to 0603.
20. 11/2 NC R52 as EC internal PU.
21. 11/2 change PU8 value from MP2949AGQKT to MP2949AGQKT_1041.
22. 11/2 change CNFP1 value for BOM.
23. 11/2 change Q11,Q33,Q35,Q37 value to MP86941GQVT-Z_R1.
24. 11/2 change R209,R4025 to 2M; R198,R4027 to 133K.
25. 11/2 SET R3310 to follow TI suggestion.

VA2 CHANGE LIST

26. 11/16 change R344 from 10mohm to 5mohm.
27. 11/16 NC R625 for IDR/S add LED.
28. 11/19 change R2770 from 100K to 10K according to NV.
29. 11/21 change U10 PIN8 net name to 'PWM4_NVVDD'.
30. 11/21 reserve C1064, C1065, C1066, C1067, C609, C619 close to Dr.MOS for MPS requirement.
31. 11/22 change PU18 value to 'MP2884AGU 1504', change R4021 from 30.1k to 18.2K.
32. 11/22 change C540 to 2.2nf, C451 to 10nf, R448 to 23.2K for 5VA voltage.
33. 11/25 Change R435 from 10K to 4.7K follow 7s.
34. 11/25 Change R610 from 4.7K to 10K follow 7s.
35. 11/25 Change AB11,AB12,AB8,AB9 to QTLIC201210CB-4R7M-LF(0805) for reduce SPK noise follow 7S.
36. 11/25 add C552 for +5VA.
37. 11/25 change R146,R12 to 0805 short pad.
38. 11/25 change R104,R142,R143,R238,R406,R482,R237 to 0603 short pad.
39. 11/25 add R386; R211 change to 8.45K for NVVDD IMON.
40. 11/25 change PU18,U10 PIN T4&T5 connect to GND for MPS request.

Title		
<Title>		
Rev	Document Number	Rev
C	<Doc>	A
Date: Monday, November 26, 2018 Sheet 61 of 61		